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Since the metal-oxide-semiconductor (MOS) structure has become the basis of 
CMOS technology improvements in its fabrication has become a basis of study. 
Reduction in the thickness of gate oxides has magnified the fabrication problem of 
interface charge at the Si-Si02 interface. In this work improving the interface charge 
density of a gate oxide grown using fluorine in a low temperature ECR (Electron 
Cyclotron Resonance) plasma was explored. The growth of a low temperature gate 
oxide was investigated for the first time in a CVD chamber. Incident microwave 
power, chamber pressure, and substrate temperature were studied and base 
parameters were determined. Using the base parameters, MOS capacitors were 
fabricated and the interface charge density was determined. This was seen to be 
comparable to oxides grown in a dry oxidation furn.ace. A fluorine gas source was 
added and experiments varying gas flow rate were done. It was seen that small 
amounts of fluorine in the oxide reduced the interface charge density by an order of 
magnitude however, this was not found to be true for increasing amounts of 
fluorine. An increase of fluorine incorporation in the oxide found that the interface 
charge density increased. Overall, a dramatic improvement in the interface charge 
density of MOS capacitors due to the introduction of small amounts of fluorine was 
seen. In the completion of this work, it was shown that CVD is a viable alternative 
for the growth of gate dielectrics and gives several advantages over conventional 
oxide growth methods. 
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CHAPTER 1: INTRODUCTION 
1.1 Pwpose of Research 
1.1.1 Microelectronic applications 
The metal-oxide-semiconductor (MOS) structure is the basis of CMOS 
technology and has become the focus of modem improvements. The past few 
decades have seen dramatic changes within this structure. Today, it is possible 
achieve gate lengths in order of 0.20 µm when not too many years ago it seemed 
impossible to get sub-micron technology to work effectively. With the decreasing 
gate lengths in MOS devices new concerns need to be addressed. Many of these 
concerns are centered around the Si-Si02 interface. Along with the reduction in gate 
lengths, many sub-micron processes have gate oxides of only 50 to 100 A. This 
reduction in gate oxide has magnified the fabrication problem of interface charge at 
the Si-Si02 interface. While this was not so much of a problem in devices with 
thicker oxides it has become more important. The Si-Si02 interface is now a focus of 
study because it is directly related to the characteristic of the MOS device. It is · ... 
necessary for one to understand the fundamental properties of MOS capacitors and 
the basic equations that govern their operation in order for complete understanding 
of MOS devices. Improving the capacitance characteristics using different low 
temperature fabrication techniques can be seen to have the potential to greatly 
improve the overall characteristic of the device. 
1.1.2 Interface charge problems 
The presence of oxide charges and interface traps has three major effects on 
the characteristics of devices. First, the charge in the oxide, or in the interface traps, 
interacts with the charge in the silicon near the surface and thus changes the silicon 
charge distribution and the surface potential. Second, as the density of interface 
trapped charge changes with changes in the surface potential, it gives rise to an 
additional capacitance component in parallel with the silicon capacitance Csi. This 
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parallel capacitance plays a large role in the overall gate voltage of the device. This 
capacitance can be expressed in equation 1-1 shown below [l], 
1 1 1 -=-+----c cox csi +C:t (1-1) 
Third, the interface traps can act as generation-recombination centers, or assist in the 
band to band tunneling process, and thus contribute to the leakage current in a 
gated diode structure [1]. 
The probability of a surface state being filled with an electron is governed by 
its energy relative to the Fermi level. Only those interface traps that can be filled 
and emptied at a rate faster than the capacitance measurement signal can contribute 
to Cit· This will be discussed in greater detail later. Traps too slow to follow the 
capacitance measurement signal will not contribute to Cit· Therefore the observed Cit 
is not only a function of the interface trap density but also a function of the MOS 
capacitor gate voltage, which controls the surface potential and hence the 
probability of occupation of the traps, and a function of the frequency at which the 
capacitance measurement is made. In order for a device to have predictable and 
reproducible capacitance characteristics, it is important to employ fabrication 
processes that minimize interface trap density [l]. 
1.1.3 Recent efforts in fabrication 
Several research groups have worked to reduce the interface charge density 
in gate oxides by using fluorine during the growth. This section will briefly outline 
the methods other researchers have used and the success achieved from those 
methods. 
Both Wright [2] and coworkers and Kouvatsos [3} and coworkers have 
produced fluorinated gate oxides. Wright and coworkers used ion implantation to 
introduce fluorine into the dielectric. A high enough energy for ion implantation 
was used such that the fluorine would be located inside the oxide layer of the MOS 
device. The fluorine was then driven into the dielectric and any damage to it was 
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annealed out through a 1000 °C anneal. Capacitors were fabricated in order to 
determine the interface charge density. With an oxide thickness of about 150 A 
interface charge densities of 2 x 1010 ev-1-cm-2 were achieved. Wright and coworkers 
determined that lower doses of fluorine had a positive effect on the overall 
characteristic of the MOSFET while the higher doses of fluorine adversely affected 
MOSFET characteristics. 
Using a hot double wall oxidation furnace, Kouvatsos and coworkers studied 
the effect of furnace temperature and NF3 flow rate on device characteristics. They 
found that devices having 800 °C oxides grown with 100 ppm NF31 for which the 
incorporated fluorine amount is larger, had parameter values comparably inferior to 
those corresponding to the 30 ppm NF3 cases. This was illustrated in improved sub-
threshold slopes and reduced interface charge densities. This indicates a good Si-
Si02 interface. Kouvatsos and coworkers concluded that in the case of NF3-
enhanced oxidation at high temperatures (1000 °C and above) much of the 
incorporated fluorine is concentrated in the area close to the Si-Si02 interface, with 
lower amounts of fluorine present throughout the oxide. 
1.2 Extent of Project 
1.2.1 Project Objectives 
There are two major objectives to this project. First, it is essential to find a set 
of base parameters for the deposition process that will yield a MOS capacitor with a 
reasonable interface trap density. This goal is meant to demonstrate that the CVD 
process chosen for this work is a viable means of producing a good oxide. To aid in 
finding of base parameters, the deposition time will be held constant to keep the 
results within the parameters of work done by other researchers. Deposition power, 
deposition temperature, and deposition pressure will be varied systematically in 
order to determine the base parameters. Second, the introduction of fluorine will be 
investigated. Using the base parameters as a control set, fluorine dilution will be 
varied systematically. For each experiment, the electrical properties will be studied 
and the interface charge density will be determined. 
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In completing this work, it is desired to show that CVD is a viable alternative 
for the growth of gate dielectrics. To do this it is necessary to show that the 
deposition rate using a CVD chamber is comparable to the more traditional 
oxidation methods and that there are distinct advantages in using plasma oxidation. 
It is also desired to show a definite improvement in the interface charge density of 
MOS capacitors due to the introduction of fluorine. 
1.2.2 Project Milestones 
The first milestone will be the successful growth of an oxide in a CVD 
chamber. This will be accomplished by studying the growth rate of the oxide due to 
several growth parameters. Reproducible deposition growth rates are essential. 
These oxides will be characterized in order to evaluate the effect of these growth 
parameters on oxide growth. 
Once a set of base parameters have been established, then experiments using 
fluorine can be done. The same characterization as above will be done for these 
experiments. The flow rate of the fluorine gas source will be varied. This 
experiment will verify that the amount of fluorine concentration in the oxide will 
have an effect of interface charge density. When these experiments have been 
completed, conclusions will be made on how the CVD growth of fluorinated oxides 
changed the interface charge density in a MOS capacitor. 
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CHAPTER 2: SAMPLE PREPARATION 
2.1 Silicon Wafer Cleaning 
P-type, <100> silicon wafers were used in this study. They were cleaned by 
the standard RCA cleaning method, described below in table 2.1. The first step of 
the clean (SC-1) is used for the removal of larger particles found on the wafer 
surface. The next step is a cascade rinse followed by a HF dip. This is done in order 
to strip the native oxide. This is followed by another cascade rinse. The following 
step (SC-2) grows a thin protective oxide layer on the wafer surface. This oxide 
layer prevents further oxidation and any contamination by hydrocarbons. Finally, 









Silicon wafer standard cleaning procedure. 
15 minutes at 80 °C 
2500 ml DI H 20 + 500 ml NH40H + 500 ml H 20 2 
5 minutes 
15 seconds 50:1 HF 
1 minute 
15 minutes at 80 °C 
30000 ml DI H 20 + 500 ml HO + 500 ml H 20 2 
3 minutes 
Immediately before loading the wafers into the reactor, a 15 second bath in 
50:1 HF is done to strip the protective oxide layer and leaves the surface passivated 
with hydrogen. This surface prevents any oxidation to occur for a couple of minutes 
while the sample is placed into the reactor. The hydrogen surface is then stripped 
inside the reactor using a hydrogen plasma which leaves the bare silicon surface to 
be deposited on. 
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2.2 MOS Capacitor Fabrication 
2.2.1 MOS capacitor configuration 
There are several configurations of MOS capacitors that could have been 
implemented. Not much time or effort was devoted to develop an elaborate mask 
set or capacitor configuration. A simple MOS capacitor configuration was preferred. 




............................................................. p + .......................... ~ ................................ , 
t 
Chromium Contact 
Figure 2.1: MOS capacitor configuration. 
2.2.2 Wet oxidation 
A number of steps were taken in fabricating the capacitor. The silicon wafers 
were first cleaned using the RCA standard clean procedure described in the 
previous section. This was done to remove any native oxide and debris from the 
surface of the wafer. Next, a field oxide was grown by wet oxidation. The oxide 
was grown to serve as a mask over the front of the wafer and allow for the diffusion 
of boron into the back of the wafer. The wet oxidation procedure is described in 
table 2.2. 
The field oxide was measured using a Nano-spectrometer. It was determined 
that approximately 4000 A was grown. Since the oxide was on both the front and 
back of the wafer it was necessary to remove the oxide from the back of the wafers. 
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Table 2.2: Wet oxidation procedure. 
Push: Ambient: 300 seem dry N2 
Temperature: 800°C 
Rate: 1 inch every 15 seconds 
Ramp Up: Ambient: 300 seem dry N 2 
Final Temperature: 1075 °C 
Elapsed Time: 20 minutes 
Bubbler On: Power: 35% 
BubblerN2: 200scem 
Oxidation: Ambient: 200scem 
Temperature: 1075 °C 
Time: 27minutes 
Bubbler Off: Power: Off 
Ramp Down: Ambient: 300 seem dry N2 
Temperature: 800°C 
Elapsed Time: 59 minutes 
Pull: Ambient: 300 seem dry N2 
Temperature: 800°C 
Rate: 1 inch every 15 seconds 
2.2.3 Photo-resist application and oxide etch 
Positive photo-resist (AZ-5214-E) was applied to the front of the wafers. They 
were spun at 4000 rpm for 40 seconds. Since no pattern was needed a single post-
bake was done at 120 °C for 40 minutes. Using a Buffered Oxide Etch (BOE), the 
wafers were submerged for 13 minutes for all the oxide to be removed. Finally, the 
photo-resist was removed from the front of the wafer using a photo-resist stripper. 
2.2.2 Diffusion 
Two contacts were made to the MOS capacitor, a front and back. It is 
particularly important that good contacts are made to the back due to the 
characterization apparatus used. This can be ensured for the back contact by 
diffusing boron in this case, since the wafers are p-type. The boron diffusion 
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procedure is shown below in table 2.3. However, since the diffusion of boron into 
the back of the wafer is to just make good electrical contact it is not important how 
far the boron diffuses into the wafer. It is because of this reason that a longer 
diffusion time was not warranted. 
Table 2.3: Boron diffusion procedure. 
Push: Ambient: 300 seem dry N2 
Temperature: 800°C 
Rate: 1 inch every 15 seconds 
Recovery: Ambient 11pm N2 + 11pm 0 2 
Final Temperature: 850°C 
Elapsed Time: 20 minutes 
Source: Ambient 11pm N2 + 11pm 0 2 + 40 seem H2 
Temperature: 1075 °C 
Time: 27 minutes 
Soak: Ambient: 2lpmN2 
Temperature: 900°c 
Elapsed Time: 15 minutes 
Pull: Ambient: 2lpmN2 
Temperature: 850°C 
Rate: 1 inch every 15 seconds 
2.2.3 Metallization 
Electrical measurements were made of the MOS capacitors by evaporating 
aluminum and chromium contacts using a thermal evaporator. The thermal 
evaporator system consists of a number of pieces. A bell jar connected to a diffusion 
pump capable of pumping down to approximately 4 x 10-6 Torr was used. 
Chromium was evaporated using resistively heated chromium rods while 
aluminum was evaporated using aluminum wire placed into a tungsten boat. A 
mask, which is shown below in figure 2.2, was placed in front of the wafer so that 
the metal contacts were selectively deposited. The diameter of the contact is 
approximately 4 mm. This gives a total area of the mask contact approximately 12.5 
.. ~ 
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mm.2. After the sample is loaded into the evaporator, the system is pumped down to 
a base pressure of 3 x 10-6 Torr before the evaporation is started. The front contacts 
were deposited using aluminum at a deposition rate of 20 A/ sec with a final 
thickness of approximately 1000 A. The back contact was deposited using 
chromium at a deposition rate of 5.0 A/ sec with a final thickness of approximately 
500 A. The deposition rate and final film thickness was measured by a thickness 
monitor that is located inside the evaporator. 
0 d ............ ID 
0 
0 
Figure 2.2: Schematic of the mask used for selective metallization. 
2.3 ECRPECVD Processing 
2.3.1 Fundamentals of plasma processing 
The samples in this study were grown using Electron Cyclotron Resonance 
Plasma Enhanced Chemical Vapor Deposition (ECR-PECVD), which will now be 
referred to at ECR. The field of plasma physics and plasma chemistry is too large to 
allow an in depth analysis at this time. However, it is important to understand some 
of the fundamentals of plasma processing [4]. This section will give an overview of 
some important concepts focusing toward the use of plasmas for deposition 
purposes. A more detailed discussion of plasma physics can be referred to in (5, 6, 
7]. 
It is sometimes helpful to look at a less technical model of the physics of the 
plasma in order to obtain a better understanding. It can be seen from figure 2.3 an 
anode and a cathode that is enclosed by a gas volume. It can be said that in any 
enclosed gas volume there are neutral species, ionized species, and free electrons. 
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By placing a voltage between the two plates, the free electrons in the gas volume are 
accelerated toward the cathode. Since the electrons have such a small mass most of 
the energy in the electric field is given to them. This is illustrated by comparing the 
velocity of an electron to the velocity of an ion. 
(2-1) 
(2-2) 
In equation 2-1, Te is the electron temperature and in equation 2-2, Ti is the ion 
temperature. Since me/~<< 1 and Te<< Ti, it will be the electrons that absorb most 
of the energy from the electric field [7]. 
e· 
Figure 2.3: Electrical breakdown of a plasma gas. 
Some of these free electrons will in turn hit the neutral species, and if they 
have a high enough energy, they will ionize the neutral species, creating more free 
electrons. These electrons will see the electric field and will also begin to accelerate 
toward the cathode, causing more and more collisions. If a high enough voltage is 
applied to the plates, called the breakdown voltage, most of the gas in the volume 
will become ionized. This is the definition of a DC plasma. 
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In the DC model case, if the electrons reach the cathode, the process ends and 
the plasma reverts back to a neutral gas. Instead, if an AC voltage is applied to the 
conductors, the plasma can be maintained. In this case, the current will flow in one 
direction through the plasma during the first half of the cycle until the insulator is 
charged. At this point the discharge will stop. During the second half cycle, the 
current will flow in the opposite direction until the insulator is charged. If the 
duration of the cycle can be fast enough, meaning the frequency of the cycle is high 
enough, the insulator will not have time to charge and there will be a continuous 
breakdown. This is observed whenever the frequency is approximately greater than 
1:MHz[7]. 
2.3.2 The Electron Cyclotron Resonance condition 
Electron Cyclotron Resonance processing uses many of the concepts of 
plasma processing that were described in the preceding section. One of the potential 
advantages to a plasma-driven growth system is that the charged species can by 
controlled by applying an external magnetic field. ECR reactors take advantage of 
this condition and are thus capable of high plasma density and large deposition 
areas. Most ECR systems use an excitation frequency (2.45 GHz) that is well into the 
microwave region. Electromagnetic radiation can thus be delivered to the chamber 
through a wave-guide. Where the ECR processes differ from other methods is in the 
use a static magnetic field. Moving electrons in the plasma with exhibit a cyclotron 
motion around the magnetic field lines due to the Lorentz force. Figure 2.4 below 
illustrates the helix movement of an electron in the presence of a magnetic field. 
Figure 2.4: Cyclotron motion of an electron. 
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The cyclotron frequency is derived in the appendix and is given by, 
(1) - q~ o-
m (2-3) 
where mis the mass of an electron and Bis the magnetic field intensity (Tesla). The 
helix radius is derived in the appendix and is given by, 
m )J 2 2 R=(-v +v B X y q 0 (2-4) 
where v x and v Y is the electron velocity in the x and y direction, respectively. When 
the cyclotron frequency equals the natural frequency of the free electron gas within 
the chamber, it is said that the frequencies are matched and the ECR condition has 
been met. The electrons in the chamber now react with other process or plasma 
gases within the plasma. This results in a low pressure, with almost no collisions 
occurring within the plasma. By controlling the flow rates, input microwave power, 
and the chamber vacuum pressure, the plasma can be controlled from a weak to a 
highly ionized state. This makes the ECR plasma and efficient deposition tool. 
The plasma reaches a maximum density when the ECR condition is met. 
Derived from Maxwell's equations, the critical density can be stated as [8], 
(2-5) 
The critical density is equal to or greater than 7.5 x 1010 cm-3 for the 2.45 GHz 
microwave source used in this work [8]. At this density the electric field and the 
plasma are coupled together. The incoming microwaves are polarized due to the 
ability to change the static magnetic field. A linearly polarized wave can be 
expressed as, 
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E = E0 cos(wt)ay (2-6) 
which can also be expressed in a more general form as, 
(
E0 (" • " ) jot E O (" • ,.. ) Jot) E = T ay + Jax e + T ay - Jax e (2-7) 
From equation 2-7 it can be seen that the first component in the bracket is a 
right-hand circularly polarized (RCP) wave and the second component is a left-hand 
circularly polarized (LCP) wave. At the electron cyclotron resonance condition 
discussed earlier in this section, the electric field vector and the RCP waves are 
rotating in phase with each other. This implies that the electrons are moving in the 
opposite direction to the LCP wave. The theories regarding the absorption of the 
LCP are rather complex and will not be discussed any further. For the purposes at 
hand, it is accurate to say the energy from the RCP wave accelerates the electrons 
while the plasma attenuates the energy from the LCP wave. The LCP wave is 
completely attenuated at the critical density discussed earlier [8]. For a more 
comprehensive study of the ECR condition refer to [9, 10, 11, 12, 13]. 
2.3.3 Growth model 
The electrical and optical properties of a material are determined during the 
deposition due to the growth chemistry. The growth chemistry is due to the many 
collisions between the electrons and molecules in the plasma. This chemistry from 
plasma sources is highly complex due to the many possible outcomes. Some of 
these outcomes due to the electron collisions include: excitation, dissociation, 
electron attachment, dissociative attachment, ionization, photoemission, and 
abstraction [14]. Of these mentioned outcomes, ionization and dissociation are most 
important in this work. Ionization plays a vital role in the ignition of a plasma while 
dissociation is the starting point of a deposition. 
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The starting point for deposition in the ECR process is the dissociation of gas 
species. It is believed that the following specific reactions occur in the plasma used 
in this work [15]. The first reaction that must be studied is the creation of helium 
ions by an accelerated electron. This reaction is, 
(2-8) 
A beam of helium protons is created during the reaction. These protons move from 
the plasma generation area toward the substrate surface, due to the potential 
difference between the plasma and the substrate. For a typical deposition, the 
plasma potential has been measure to be approximately 30 volts (16]. Process gases 
are injected in close proximity to the substrate. The reactions are, 
02 + e- --+ 20+ + 3e-
F; + e- --+ 2r + 3e-
(2-9) 
(2-10) 
for an oxygen mixture, the oxygen source, and a fluorine mixture, the fluorine 
source, respectively. These reactions produce radicals that in turn react with the 
substrate physically and chemically. It is understood that many other gas reaction 
are possible, however, it is believed that these are the dominant reactions taking 
place. 
2.3.4 Deposition Procedure 
A strict procedure was followed during film growth in an effort to maintain 
repeatability. The first step in this effort was to determine a control on cleaning 
substrates. This procedure was extensively looked at earlier. Next, the substrate 
was blown dry using nitrogen immediately before being mounted on the substrate 
holder. The substrate holder was loading without delay into the ECR-PECVD 
system at which point a series of nitrogen, hydrogen, and silane purges were 
performed in the removal of any remaining moisture in the system. In between the 
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purges, the substrate temperature was raised to 200 °C until the temperature 
stabilized. At that point the substrate temperature was raised to 25 °C above the 
desired deposition temperature at a rate of 25 °C every 10 minutes. Following the 
purges, a shutter was placed in front of the substrate in an effort to prevent any film 
growth during the chamber etch and the growth of the dummy layer. A hydrogen 
plasma was ignited in order to perform an etch of the chamber walls. A dummy 
layer of silicon was grown on the chamber walls using 100% silane. By doing this, 
any remaining impurities left on the chamber walls are covered with a layer of 
silicon. At this point, the temperature was lowered to the desired deposition level. 
Prior to opening the shutter, silane was replaced with the desired oxygen and 
fluorine mixture. The specified flow rates were pre-determined and set using a 
mass flow controller. Film deposition times were held to about an hour. Deposition 
times any longer just did not seem to be a viable option. Upon completion of the 
deposition, the plasma was turned off and the film was left to cool down to 
approximately 50 °C before being removed. At this point aluminum and chromium 
contacts were evaporated. This procedure was looked at earlier. The film was then 
fully characterized. 
The number of parameters that can be varied makes the ECR-PECVD process 
quite complex. Microwave power, deposition pressure, substrate temperature, 
source gas selection and dilution, and the magnetic profile can all be varied. In this 
work several of these parameters were varied in order to achieve a desirable film 
thickness. 
2.4 Reactor Description 
A schematic diagram of the ECR-PECVD reactor used in this work is shown 
in figure 2.5. Several components make up the reactor and they are as follows: 
• A Sairem adjustable microwave power source operating at 2.45 GHz. 
The microwave power source contains three tuners used for fine-
tuning the polarization of the microwaves. The tuner settings for all 
samples in this work were set to Tl = 212, T2 = 937, and T3 = 233. 
..<r 
16 
• A rectangular wave-guide system that is used to transport the 
microwaves from the source to the plasma generation region. 
• A quartz window near the plasma generation region is used to couple 
the microwave power into the vacuum system. 
• Two magnetic coils of copper wire allow the ECR condition to be met. 
Two D.C. power units supply current to the coils making it possible to 
control the magnetic field strength of each coil (rated at 10 volts and 
200 amps). It has been determined that the maximum magnetic field 























• Gases are divided into three categories: plasma gases, intrinsic gases, 
and dopant gases. The plasma gases such as hydrogen and helium are 
introduced through a separate manifold near the plasma generation 
region. These gases are ionized and with the help of electrons they can 
dissociate the process gases into radicals. The process gases such as 
oxygen and fluorine are injected into the deposition chamber near the 
substrate. Depositions are performed with chamber pressures between 
5 and 15 mTorr. 
• The restricting orifice provides uniformity of the plasma entering the 
deposition chamber. The orifice shapes the plasma into a diverging 
cone. 
• The substrate holder is top loaded and uses a stainless steel mask with 
screws to hold the substrate in place during deposition. The mask has 
a 2 square inch hole. Silicon wafers are cleaved into quarter sections 
and placed within the 2 inch hole. The substrate holder contains 
several rod heating elements capable of heating the substrate to within 
10 degrees of the desired substrate temperature [8]. For this work, the 
majority of the depositions are done with substrate temperatures 
between 400 and 500 °C. 
• The vacuum system contains a turbo molecular pump, a backing 
pump, and a roughing pump. The roughing pump brings the pressure 
with in the chamber from atmosphere to about 10-3 Torr while the 
turbo molecular pump brings the pressure down to the 10-7 - 10-s Torr 
region for deposition. The turbo molecular pump is backed using a 
backing pump. The constantly purged with nitrogen preventing any 
build up of residual toxic gases. 
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CHAPTER 3: CHARACTERIZATION TECHNIQUES 
3.1 Capacitance and Conductance Characteristics 
Either the capacitance measurement or the conductance measurement can be 
used to evaluate the interface-trapped charges. The input admittance Yin is given in 






½ and Cd are the insulator and depletion capacitances, respectively. 
The interface charge density can be determined using the above expressions 
because both the input conductance and the input capacitance contain similar 
information about the interface traps. It has been shown that the conductance 
technique can give more accurate results, especially for MOS diodes with relatively 
low interface trap density (=== 1 x 1010 cm·2 / eV) [17]. The capacitance measurement, 
however, can give rapid evaluation of flat-band shift and the total interface trapped 
charge Qit· Both techniques will be discussed but the capacitance method was used 
in this study to determine the interface charge density. 
Figure 3.1 shows a comparison between the capacitance measurement and the 
conductance measurement using a low and a high frequency. Using this technique 
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the interface charge density can be determined. This will be discussed in more 
detail in later section. A distinct shift in the capacitance and conductance curve can 
be seen in figure 3.1. This figure shows the measured capacitance and measured 
conductance at 5 and 100 kHz. The largest capacitance spread is only about 14 % 
while the magnitude of the conductance peak increases by over one order of 
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Figure 3.1: Comparison of MOS capacitance measurement and 
conductance measurement at two frequencies [17]. 
Figure 3.2 shows a typical capacitance voltage curve at low frequency, high 
frequency and deep depletion. For the purposes at hand, only the low and high 
frequency curves will be discussed. In describing this curve let us begin from the 
left side (negative voltage), where there is an accumulation of holes and therefore a 
high differential capacitance of the semiconductor. As a result the total capacitance 
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is close to the insulator capacitance. As the negative voltage is reduced sufficiently, 
a depletion region, which acts as a dielectric in series with the insulator, is formed 
near the semiconductor surface, and the total capacitance decreases. The 
capacitance goes through a minimum and then increases again as the inversion layer 
of electrons forms at the surface. The minimum capacitance and the corresponding 
minimum voltage are designated in figure 3.2 as ~, and V mini respectively. The 
increase of the capacitance depends on the ability of the electron concentration to 
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Figure 3.2: Capacitance-Voltage curves. (a) Low frequency. (b) High 
frequency. (c) Deep depletion [17]. 
3.2 MOS Capacitance-Voltage Analysis 
3.2.1 Capacitance parameter determination 
The insulator thickness, substrate doping, and V r can be determined from the 
C-V characteristics. Figure 3.3 below shows a typical C-V measurement for both the 
high and low frequencies. The difference between the high and low frequency 
curves is of most importance in this figure. First, the shape of the C-V curve 
depends upon the type of substrate doping. If the high frequency capacitance is 
large for negative gate biases and small for positive biases, it is a p-type substrate. 
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The opposite will be true for n-type substrates. From the low frequency C-V curve 
for p-type material, as the gate bias is made more positive (or less negative), the 
capacitance goes down slowly in depletion and then rises rapidly in inversion. As a 
result, the low frequency C-V is not quite symmetric in shape. For n-type substrates, 
the C-V curves would be the mirror image of figure 3.3 . 
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Figure 3.3: High frequency and low frequency C-V showing the impact 
of fast interface states [18]. 
The capacitance ½ = EJ d in accumulation or strong inversion (at low 
frequencies) gives us the insulator thickness, d. The minimum MOS capacitance, 
Cminl is the series combination of Ci and the minimum depletion capacitance, Cdmin = 
E8 /Wm, corresponding to the maximum depletion width. In principle the 
measurement of Cmin to determine the substrate doping can be used. However, the 
dependence of Wm on Na is complicated, and a transcendental equation, which can 
only be solved numerically, is obtained. An appropriate iterative solution exists 
which gives us Na in terms of the minimum depletion capacitance, Cdmin, and is 
given [18], 
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N = 1 o[30388+1.6&3logCdmin -0.03177(logC dmin) 2 ] 
a 
where Cdmin is in F / cm2• 
(3-2) 
Once the substrate doping is obtained, the flat band capacitance can be 
determined. The semiconductor capacitance at flat band CFB (point 2 in figure 3.4) is 
determined from the Debye length capacitance, 
C .Jis. 
debye = Ln (3-3) 
where the Debye length is dependent on doping as described in equation 3-4, 
4= (3-4) 
The overall MOS flat band capacitance, CFBI is the series combination of Cdebye and Ci. 
Now, the VFB corresponding to the CFB can be determined. Once, ½, VFBI and 
substrate doping are obtained, V r can be determined by, 
Q Qd l/,; =A\ ----+2n. 
T 'Yms C. C. 'YF 
l l 
(3-5) 
where <f>F is given by, 
(3-6) 
Equation 3-6 accounts for the dominant threshold voltage effects in typical MOS 
devices. It can be used for both n-type and p-type substrates if appropriate signs are 
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included for each term. Interestingly, the threshold voltage VT does not correspond 
to exactly the minimum of the C-V characteristics, ½run, but slightly higher 
capacitance marked as point 4 in figure 3.4. In fact, it corresponds to the series 
combination of Ci and 2Cdmin, rather than the series combination of Ci and Cdmin. The 
reason for this is that when the gate bias is changed around strong inversion, the 
change of charge in the semiconductor is the sum of the change in depletion charge 
and the mobile inversion charge, where the two are equal in magnitude at the onset 
of strong inversion (18}. 
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Figure 3.4: Capacitance-voltage relation for an n-channel (p-substrate) 
MOS capacitor. When the semiconductor is in depletion, the 
semiconductor capacitance Cs is denoted as Cd (18]. 
The C-V curve can also be used to determine if the trapped charge is positive 
or negative. Figure 3.5 shows the shift along the voltage axis of a high frequency C-
V curve when positive or negative fixed oxide charge (Qt) is present at the interface. 
The voltage shift is measured with respect to an ideal C-V curve where Qt= 0. For 
both n-type and p-type substrates, positive Qt causes the C-V curve to shift to more 
negative values of gate bias with respect to the ideal C-V curve, while negative Qt 
causes the C-V curve to shift to more positive gate voltage [17]. 
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Figure 3.5: C-V curve shift along the voltage axis due to positive or 
negative fixed oxide charge. (a) For p-type semiconductor. (b) 
For n-type semiconductor (17). 
3.2.2 Determination of the interface charge density 
The fast interface state density can be determined using figure 3.3. The term 
fast interface state refers to the fact that these defects can change their charge state 
relatively fast in response to changes of the gate bias. As the surface potential in a 
MOS device is varied, the fast interface states or traps in the band gap can move 
above or below the Fermi level in response to the bias, because their positions 
relative to the band-edges are fixed, shown in figure 3.6 below. Keeping in mind the 
property of the Fermi-Dirac distribution that energy levels above the Fermi level 
tend to be empty, the fast interface state moving above the Fermi level would tend 
to give up its trapped electron to the semiconductor (or equivalently capture a hole). 
On the other hand, the same fast interface state below the Fermi level captures an 
electron (or gives up a hole). Since charge storage results in capacitance, the fast 
interface states give rise to a capacitance which is in parallel with the depletion 
capacitance in the channel (and thus is additive), and this combination is in series 
with the insulator capacitance Ci. This was discussed in the previous section. 
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Figure 3.6: Energy levels in the band gap due to fast interface states (18]. 
The fast interface states can keep pace with low frequency variations of the 
gate bias (== 1 - 1000 Hz), but not at extremely high frequencies (= 1 :MHz) [18]. So 
the fast interface states contribute to the low frequency capacitance CLF, but not the 
high frequency capacitance CHF. The difference between the two results in the fast 
interface state density. This is determined using equation 3-7 [18], 
(3-7) 
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CHAPTER 4: RESULTS AND DISCUSSION 
4.1 O,jHe Results 
There are two major objectives to this project. These objectives were 
discussed in detail in the chapter 1 of this thesis. The first milestone was achieved 
by finding a set of base parameters for the deposition process. The results for these 
base parameters will be presented in following section. 
4.1.1 Power effects 
In order to study the effect of incident power on oxide growth rate, a series of 
films were grown in which the incident microwave power was varied from 100 to 
150 Watts. The growth parameters that were held constant throughout this 
experiment are shown below in table 4.1. 
Table 4.1: Growth conditions for the microwave power variation study. 
Pressure: 15 mTorr 
Temperature: 





A higher microwave power has two main effects on the growth. First, a 
higher power acts like a higher deposition temperature because it adds more energy 
to surface mobility. This allows the reactive species to diffuse further into the wafer. 
Second, the higher power will increase the electron temperature, which ultimately 
increases ion bombardment and the number of radicals present in the plasma. From 
this, it seems likely that varying the microwave power will have a dramatic effect on 
the growth rate of the oxide. Oxide thickness increased with a higher incident 
microwave power. This can be seen below figure 4.1. 
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Oxide Thickness vs Power 
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Figure 4.1: Microwave power effect on oxide thickness. 
A growth rate of 3.5 A/min was achieved with an incident microwave power 
of 150 Watts. The increase in microwave power gives the oxygen atoms a higher 
initial energy that accelerates the atoms faster toward the substrate. This higher 
velocity allows the atoms to penetrate deeper into the silicon wafer attributing to a 
higher oxide growth rate. 
4.1.2 Pressure effects 
A series of films were grown to investigate the dependence chamber pressure 
on oxide growth rate. A lower deposition pressure will increase the mean free path, 
which allows more of the radicals to survive the passage from the plasma region to 
the substrate surface. The chamber pressure was varied between 5 and 15 mTorr for 
this experiment. The growth parameters that were held constant throughout this 
experiment are shown below in table 4.2. 
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Table 4.2: Growth conditions for the chamber pressure variation study. 
Power: 150 Watts 
Temperature: 





An oxide thickness of 255 A was measured for a chamber pressure of 5 
mTorr. Figure 4.2 below shows the dependence of chamber pressure on oxide 
thickness. A maximum growth rate of 4.25 A/min was determined with a 5 mTorr 
chamber pressure. This rapidly decreased to 3.4 A/min for an increased chamber 
pressure of 15 mTorr. It did not seem feasible to do any investigations into 
pressures higher than 15 mTorr due to the significant decrease in the growth rate at 
these pressures. 
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Figure 4.2: Chamber pressure effect on oxide thickness. 
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4.1.3 Temperature effects 
In order to study the effect of temperature on oxide growth rate, a series of 
films were grown in which the substrate temperature was varied from 400 to 500 °C. 
The growth parameters that were held constant throughout this experiment are 
shown below in table 4.3. 
Table 4.3: Growth conditions for the substrate temperature variation study. 
Power: 150 Watts 
Pressure: 





A higher substrate temperature has a major effect on the oxide growth. The 
higher temperature allows oxygen to diffuse further into the silicon wafer. It can be 
seen from figure 4.3 that the growth rate increased from 1.2 A/ min at 400 °C to 3.5 
A/ min at 500 °c. 
Oxide Thickness vs Temperature 
-S 200 +-----------------~---=--=,F---~ • Cl) 
Cl> 
i u 150 --------------,,-----------------1 :c 
t-
a> ,:, 'Sc 100 -+---------~ba----------------------i 
0 
50 -to-------------------------___, 
375 400 425 450 
Temperature (C) 
475 




Oxidation done using a dry oxidation process is usually done at about twice 
the temperature used in this experiment. There are distinct processing advantages 
in doing oxidations at low temperatures. It can also be seen from figure 4.3 that 
keeping the total deposition time to an hour about 200 A of oxide is grown at a 
temperature of 500 °C. 
4.1.4 Interface charge density 
A set of base parameters was chosen using the results from these 
experiments, mentioned above. This was done as to compare the interface charge 
density of the oxide with and without the influence of fluorine. These base 
parameters are shown below in table 4.4. 
Table 4.4: Base parameters to measure interface charge density. 
Power: 150 Watts 
Pressure: 
Temperature: 






A MOS capacitor was fabricated using the above base parameters. An oxide 
thickness of 207 A was measured. In order to find the interface charge density of the 
oxide a capacitance-voltage measurement was taken. This is shown in figure 4.4. 
Both the low and the high frequency curves are shown. The low frequency curve 
was measured with a 400 Hz signal while the high frequency curve was measured 
using a frequency of 70 KHz. The interface charge density was determined by using 
equation 3.7 discussed in an earlier section. An interface charge density of 1.79 x 1011 
cm-2ev-1 was achieved. This can be compared to an oxide grown with dry oxidation 
in the NSF lab at Iowa State University having an interface charge density of 5.0 x 
1010 cm-2ev-1 which is somewhat better than the accepted interface charge density of 
::::: 7.0 x 1010 cm-2eV-1 [17]. While the charge density measured is not lower than that 
achieved with conventional oxide growth techniques a lower interface charge 
density is expected with the introduction of fluorine. 
-2 -1.5 -1 
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Figure 4.4: Capacitance vs. Voltage. 
4.2 FJHe Results 
4.2.1 Interface charge density of a fluorinated oxide 
1.5 2 
~ 
A MOS capacitor was fabricated using the same method described in the 
previous section. In this case, however, both fluorine and oxygen were present 
during growth. A ratio of oxygen to fluorine of 10:1 was determined to be a good 
dilution to use to see what, if any effect fluorine has on the interface charge density. 
The base parameters used in this experiment are shown in table 4.5. In order to find 
the interface charge density of the oxide a capacitance-voltage measurement as 
discussed earlier was taken. This is shown in figure 4.5. Both the low and the high 
frequency curves are shown. The low frequency curve was measured with a 400 Hz 
signal while the high frequency curve was measured using a frequency of 70 KHz. 
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The interface charge density was determined by using equation 3.7 discussed in an 
earlier section. With a 10:1 ratio of oxygen to fluorine an interface charge density of 
1.02 x 1010 cm:2ev-1 was achieved. This shows an improvement of more than an 
order of magnitude. 
Table 4.5: Base parameters to measure interface charge density. 
-2 _, .5 _, 
Power: 150 Watts 
Pressure: 15mTorr 
Temperature: 500°C 
0 2 Flow: 20sccm 
F2 Flow: 2sccm 
Deposition time: 1 hour 








Figure 4.6 below shows the capacitance versus voltage curves for both cases. 
From the figure a significant improvement in the interface charge density can be 
seen. Not only is the difference between the high and low frequency curves smaller 
but also there is a shift in the x-direction. This is another indication that with the 
addition of some fluorine there is a major reduction in oxide charge. 
-2 _, 
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Figure 4.6 Capacitance vs. Voltage Comparison. 




L.F. with Fluorine 
--- H.F. with Fluorine 
A series of films were grown to investigate the dependence of fluorine 
dilution on interface charge density. The fluorine to oxygen ratio was changed from 
20:1 to 1:1. Table 4.6 shows the achieved interface charge densities for each ratio. 
From table 4.6 it is seen that an order of magnitude improvement of the interface 
charge density is achieved with small amounts of fluorine present during growth. 
The fluorine begins to have a detrimental effect on the interface charge density with 
larger amounts of fluorine present. This can easily be seen in figure 4.7. With equal 
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amounts of oxygen and fluorine during growth a higher interface charge density 
was measured than the case with no fluorine present at all. This was also observed 
using other methods of fluorine incorporation [2,3]. It is believed that with larger 
amounts of fluorine additional oxide is grown producing additional traps at the 
interface having a detrimental effect, while with lower amounts of fluorine, the 
fluorine is spread lightly throughout the oxide [3]. 
Table 4.6: Effect of Dilution on Interface Charge Density. 
Oxygen to Fluorine Ratio Interface Charge Density (cm-2ev-1) 
20:0 1.80 X 1011 





1.02 X 1010 
2.33 X 1010 
3.24 X 1010 
2.39 X 1011 
Interface Charge Density vs Dilutior 
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Figure 4.7 Interface Charge Density vs. Dilution. 
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CHAPTER 5: CONCLUSIONS 
5.1 Oxide Growth in a PECVD System 
The first major milestone achieved in this work was to grow an oxide in an 
ECR-PECVD system. This is the first time this has been done. The next step was to 
develop a set of base parameters to serve as a reference for controlled experiments of 
the deposition parameters. These parameters developed by varying power, pressure 
and substrate temperature while looking at the effect it had on oxide thickness. 
When these experiments were completed, a set of base parameters was determined. 
In completing this milestone it was shown that the oxide thickness could be 
adequately controlled at low temperatures. This suggested that indeed ECR-PECVD 
is a viable alternative for the growth of a gate oxide. 
5.2 Interface Charge Density for PECVD Grown Oxides 
Once a set of base parameters had been found systematic experiments were 
performed in order to find the interface charge density of the oxide. MOS capacitors 
were fabricated and measurements were taken to find the interface charge density. 
An interface charge density of 1.80 x 1011 cm-2ev-1 was measured (figure 4.4). While 
this value of interface charge density is slightly higher than gate oxides grown using 
more conventional methods (5.0 to 7.0 x 1010 cm-2ev-1) it was seen to be close enough 
that modifications in the fabrication and the wafer cleaning methods could show 
some improvement in interface charge density. 
5.3 Interface Charge Density for Fluorinated PECVD Grown Oxides 
Fluorine was added to the system in the hope to reduce the interface charge 
density. This has been studied before by growing the oxide using a conventional 
dry oxidation furnace and ion implanting as a means to introduce fluorine to the 
oxide but has never been done in an ECR-PECVD system. Research by other groups 
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show a significant improvement in interface charge density with small doses of 
fluorine [3,4]. The improvement in interface charge density grown with fluorine is 
tremendous. Densities of 1.02 x 1010 cm-2ev-1 were measured with a ratio of oxygen 
to fluorine of 10:1. This is an improvement of more than a factor of 10. This far 
surpasses gate oxides grown in conventional furnaces. It is also seen that with 
increasing concentrations of fluorine has a detrimental effect on the interface charge 
density (figure 4.7). This research presented agrees with work done by Wright et al 
and Kouvatsos et al [3,4]. This research also agrees with Wright et al that additional 
oxide is grown with larger concentrations of fluorine, producing additional traps at 
the interface and thus having a detrimental effect on interface charge density. This 
research has clearly displayed that ECR-PECVD is a viable alternative to growing 
gate oxides at low temperatures and can achieve improved interface charge densities 
than using traditional oxidation methods at higher temperatures. 
5.4 Future Work 
While this research has answered a number of questions about the validity of 
growing gate oxides using ECR-PECVD it has opened other avenues of future 
research. Extensive research was done on the fluorine to oxygen ratio during 
growth. However, future research could vary the concentration of fluorine 
systematically during the growth process. By doing this one would allow for a 
graded doping profile throughout the oxide. This would allow for the strategic 
placement of fluorine in the oxide possibly improving the interface charge density. 
It is also important to ensure that the gate oxides can be stressed electrically 
without any change in the oxide characteristics. In the research presented, 
capacitance stress testing was not done. Future research needs do this to ensure that 
the results presented are indeed of significant importance. 
Other groups have built MOSFET's using a fluorinated gate oxide and 
measured the improvement in their overall characteristics. The research presented 
here would be a basis for the fabrication of a MOSFET with the characteristic 
improvements studied in greater detail. 
. -~ 
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APPENDIX: ELECTRON MOTION IN A 
STATIC MAGNETIC FIELD 
Free electrons in the plasma generation region spiral around the static 
magnetic field lines, due to the Lorentz force. 
- -F= q(vx B) (A-1) 
This force causes the electrons to move in a helix about the magnetic field lines. 
Assuming that, B = B0 • az, equation A-1 can be written in the form, 
(A-2) 
By equating like components, equation A-2 results in three differential equations. 
Now by integrating with respect to t, 
~= qBoY +C 11. =- qBovx +C ~=C 
dt m 1 ' dt m 2 ' dt 3 ' (A-4) 
This result can be substituted back into equation A-3 in order to get separated 
differential equations. For example, the equation for motion in the x direction cam 




where Wo = - and Xo = (J) . The solution to this equation is, m m 0 
(A-6) 
where R and <f> are constants of integration. By taking the derivative of equation A-6 
the x component of the velocity can be written, 
This result can be substituted back into equation A-4 yielding the velocity of the 
electrons in the y direction, 




where Yo= . Squaring and adding equations A-6 and A-8 yields that the mm0 
motion of the electron in the plane perpendicular to the magnetic field is circular 
with radius R. 
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(A-10) 
From equations A-7 and A-9, the radius can be written, 
{A-11) 
It can be seen that the velocity of the electrons in the z direction (parallel to the 
magnetic field) is constant, the electrons spiral around the z-axis with a frequency of, 
m (A-12) 
and a radius R given by equation A-11 above. 
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